Journal of Telecommunications and Information Technology (Mar 2005)

Challenges in scaling of CMOS devices towards 65 nm node

  • Małgorzata Jurczak,
  • Ivan Pollentier,
  • Simone Severi,
  • Kirklen Henson,
  • Anne Lauwers,
  • Richard Lindsay,
  • Marc Scaekers,
  • Aude Rotschild,
  • Sofie Mertens,
  • Emmanuel Augendre,
  • Rita Rooyackers,
  • Anabela Veloso,
  • An de Keersgieter

DOI
https://doi.org/10.26636/jtit.2005.1.299
Journal volume & issue
no. 1

Abstract

Read online

The current trend in scaling transistor gate length below 60 nm is posing great challenges both related to process technology and circuit/system design. From the process technology point of view it is becoming increasingly difficult to continue scaling in traditional way due to fundamental limitations like resolution, quantum effects or random fluctuations. In turn, this has an important impact on electrical device specifications especially leakage current and the circuit power dissipation.

Keywords