Challenges in scaling of CMOS devices towards 65 nm node

Abstract

The current trend in scaling transistor gate length below 60 nm is posing great challenges both related to process technology and circuit/system design. From the process technology point of view it is becoming increasingly difficult to continue scaling in traditional way due to fundamental limitations like resolution, quantum effects or random fluctuations. In turn, this has an important impact on electrical device specifications especially leakage current and the circuit power dissipation.

Keywords

• CMOS devices
• gate dielectrics
• shallow junctions
• silicide
• gate stack
• lithography