Method for minimization of power consumption when designing CMOS VLIC

Abstract

Presented are the main methods, making it possible to reduce the value of power dissipation at the design stages of CMOS VLIC. Classification is indicated of the power dissipation sources.

Keywords

• micropower devices
• dissipation power
• static dissipation power
• dynamic dissipation power
• CMOS inverter