TESTS GENERATION FOR POWER CONSUMPTION ESTIMATION OF SEQUENTIAL CIRCUITS

Abstract

The article reflects the problem of the average power estimation which is consumed by a CMOS circuit by means of its simulation on the test sequence of input actions. The method of forming test sequences of complete enumeration for sequential circuits is offered. The method is based on arcs traversal of the line digraph corresponding to the state transition graph of finite state machine representing the sequential circuit.