Memory Efficient High Speed Systolic Array Architecture Design with Multiplexed Distributed Arithmetic for 2D DTCWT Computation on FPGA

• Poornima B.,
• Sumathi A.,
• Cyril Prasanna Raj P

Affiliations

Poornima B.

Sumathi A.

Cyril Prasanna Raj P