IEEE Journal on Exploratory Solid-State Computational Devices and Circuits (Jan 2019)

Benchmarking Delay and Energy of Neural Inference Circuits

  • Dmitri E. Nikonov,
  • Ian A. Young

DOI
https://doi.org/10.1109/JXCDC.2019.2956112
Journal volume & issue
Vol. 5, no. 2
pp. 75 – 84

Abstract

Read online

Neural network circuits and architectures are currently under active research for applications to artificial intelligence and machine learning. Their physical performance metrics (area, time, and energy) are estimated. Various types of neural networks (artificial, cellular, spiking, and oscillator) are implemented with multiple CMOS and beyond-CMOS (spintronic, ferroelectric, and resistive memory) devices. A consistent and transparent methodology is proposed and used to benchmark this comprehensive set of options across several application cases. Promising architecture/device combinations are identified.

Keywords