Engineering Science and Technology, an International Journal (Jun 2016)

Multiple-valued logic design based on the multiple-peak BiCMOS-NDR circuits

  • Kwang-Jow Gan,
  • Jeng-Jong Lu,
  • Wen-Kuan Yeh,
  • Yaw-Hwang Chen,
  • Yan-Wun Chen

DOI
https://doi.org/10.1016/j.jestch.2015.12.007
Journal volume & issue
Vol. 19, no. 2
pp. 888 – 893

Abstract

Read online

Three different multiple-valued logic (MVL) designs using the multiple-peak negative-differential-resistance (NDR) circuits are investigated. The basic NDR element, which is made of several Si-based metal-oxide-semiconductor field-effect-transistor (MOS) and SiGe-based heterojunction-bipolar-transistor (HBT) devices, can be implemented by using a standard BiCMOS process. These MVL circuits are designed based on the triggering-pulse control, saw-tooth input signal, and peak-control methods, respectively. However, there are some transient states existing between the multiple stable levels for the first two methods. These states might affect the circuit function in practical application. As a result, our proposed peak-control method for the MVL design can be used to overcome these transient states.

Keywords