Applied Sciences (Sep 2024)

Structure and Principles of Operation of a Quaternion VLSI Multiplier

  • Aleksandr Cariow,
  • Mariusz Naumowicz,
  • Andrzej Handkiewicz

DOI
https://doi.org/10.3390/app14188123
Journal volume & issue
Vol. 14, no. 18
p. 8123

Abstract

Read online

The paper presents the original structure of a processing unit for multiplying quaternions. The idea of organizing the device is based on the use of fast Hadamard transform blocks. The operation principles of such a device are described. Compared to direct quaternion multiplication, the developed algorithm significantly reduces the number of multiplication and addition operations. Hardware implementations of the developed structure, in FPGA and ASIC, are presented. The FPGA blocks were implemented in the Vivado environment. The ASICs were designed using 130nm technology. The developed scripts in VHDL are available in the GitHub repository.

Keywords